首页>电子书>计算机理论>Chip Multiprocessor Architecture Techniques to Improve Throughput and Latency

Chip Multiprocessor Architecture Techniques to Improve Throughput and Latency

f3ffa3  在  2019-08-12 00:53:06  上传  5.56 MB 开发技术 硬件开发


多处理器架构技术的介绍文档。Chip multiprocessors — also called multi-core microprocessors or CMPs for short — are
now the only way to build high-performance microprocessors, for a variety of reasons. Large
uniprocessors are no longer scaling in performance, because it is only possible to extract a
limited amount of parallelism from a typical inst
ruction stream using conventional superscalar
instruction issue techniques. In addition, one cannot simply ratchet up the clock speed on
today’s processors, or the power dissipation will become prohibitive in all but water-cooled
systems. Compounding these problems is the simple fact that with the immense numbers
of transistors available on today’s microprocessor chips, it is too costly to design and debug
ever-larger processors every year or two.
普通下载
意见反馈 联系客服 返回顶部

登录注册找回密码

充值账单订单冲正

*扫码按套餐金额一次性付款立即点击“确认”按钮

*充值提示成功,请重新登录账户生效

*充值问题联系Q或邮箱最迟24小时内答复

*充值问题先尝试【订单冲正】自助解决

*无法解决Q421644184或Q邮箱,支付宝订单平台账号

*推荐用chrome浏览器访问本站,禁用360浏览器

啥都没有哦

*输入正确支付宝订单号,2021开头的,点“确认”按钮

*有疑问请及时联系Q 421644184或此Q对应的邮箱

*提供支付宝支付订单号截图及平台用户名

*推荐用chrome浏览器访问本站,禁用360浏览器

在线咨询 x
如果您有任何疑问
点击咨询